

Name Key

EE2700 Final Exam (Spring 2012). 6 Pages. Open book. Open Notes. Closed Internet. Cheating will not be tolerated and will result in grade of 0 for this exam.

1. (4 pts) (a) Convert -107 to an 8-bit 2's complement number. (b) Represent that number in (unsigned) hexadecimal. Show your work.

(a) 10010101 (b) 95₁₆

$$\begin{array}{r} -107 \\ +128 \\ \hline 21 \end{array}$$

$$\begin{array}{r} 21 \div 2 = 10 \text{ r } 1 \\ \div 2 = 5 \text{ r } 0 \\ \div 2 = 2 \text{ r } 1 \\ \div 2 = 1 \text{ r } 0 \\ \div 2 = 0 \text{ r } 1 \end{array}$$

10101

2. (4 pts) (a) Add the following 8-bit 2's complement numbers. Show your work. (b) Convert both addends and the sum to decimal. (c) State whether or not overflow occurred.

a)


$$\begin{array}{r} 11010111 \\ +01100101 \\ \hline 10011100 \end{array}$$

b)


$$\begin{array}{l} -128 + 64 + 16 + 4 + 2 + 1 = -41 \\ 64 + 32 + 4 + 1 = 101 \\ 32 + 16 + 8 + 4 = 60 \end{array}$$

c) Overflow did not occur


3. (6 pts) Loop and give the simplest SOP expression for each of the following maps:



F = AD + B̄D



F = B̄DĒ + ACE + ĀBD



4. (3 pts) Name the property or theorem that justifies each of the following logical equations:

(a) $XY + X\bar{Y} = X$ Adjacency Theorem
 (b) $X\bar{Y} = \bar{Y}X$ Commutative Property
 (c) $X + Y + Z = X\bar{Y}\bar{Z}$ De Morgan's


should have printed with larger spaces.

$(\bar{X}\bar{Y}\bar{Z})$

5. (4 pts) Simplify the following expressions using logical identities, properties and/or theorems:

(a) $AC + \overline{A}BC\overline{D}$ = AC (Absorption)
 (b) $(\overline{A}BC + AD)(\overline{A}BC + AD)$ = $\overline{A}BC + AD$ (Idempotent)


6. (4 pts) Analyze the circuit below. Simplify to a sum of products expression.



7. (2 pts) If NAND gates have a propagation delay of 5ns and OR gates have a propagation delay of 7 ns, what is the total propagation delay for the circuit in problem 6?

12 ns

8. (5 pts) Complete the timing diagram below for Q_1 and Q_0 .




9. (5 pts) List (in order) the 5 design steps we discussed in class.

1. Get Requirements
2. Understand Concept
3. Understand / Develop Algorithm
4. Subdivide & Repeat
5. Test from bottom-up

10. (2 pts) For a flip-flop, the time that the data must be stable before the rising edge of the clock is called:

- (a) Propagation delay.
- (b) Hold time.
- (c) Setup time.**
- (d) Party time.


11. The state machine below represents the controller for a 15¢ chewing gum vending machine that accepts nickels and dimes. Whenever 15¢ or more is inserted, the VEND output causes the gum to be dispensed. If 20¢ is inserted, the CHANGE output causes a nickel to be returned. Note that inputs N and D pulse one clock cycle each time a nickel or dime is inserted, respectively.




(a) (8 pts) Complete the present state/next state/output table below.

Present State		Inputs		Next State		Outputs	
Q ₁	Q ₀	N	D	NS ₁	NS ₀	VEND	CHANGE
0	0	0	0	0	0	0	0
0	0	0	1	1	0	0	0
0	0	1	0	0	1	0	0
0	0	1	1	1	0	0	0
0	1	0	0	0	1	0	0
0	1	0	1	1	0	1	0
0	1	1	0	0	0	0	0
0	1	1	1	0	0	0	0
1	0	0	0	1	0	0	0
1	0	0	1	0	0	1	1
1	0	1	0	0	0	1	0
1	0	1	1	0	0	1	1

(b) (6 pts) Use the table from (a) to draw Karnaugh maps for "next state" bits NS₀ and NS₁.




NS₁ =



NS₀ =

Note - This form of the present-state/next-state table differs slightly from the one we learned in class.

(c) (6 pts) Use the original state diagram to draw VEMs for VEND and CHANGE.




(d) (6 pts) Using your results from (b) and (c), write the logic equations for NS₁, VEND and CHANGE. (Note: The equation for NS₀ is given later, so do not find it.)

$$NS_1 = \bar{Q}_1 \bar{Q}_0 D + Q_0 N \bar{D} + Q_1 \bar{N} \bar{D}$$

(e) (5 pts) The logic equation for next state bit, NS₀, is:

$$NS_0 = Q_0 \bar{N} \bar{D} + \bar{Q}_1 \bar{Q}_0 N \bar{D}$$

Assume $Q_1, \bar{Q}_1, N, \bar{N}, D$ and \bar{D} (asserted high) are all available. Design a circuit that generates Q_0 and \bar{Q}_0 using logic gates and a D flip-flop. Use only NAND or NOR gates (no inverters, and you may not use a gate as an inverter).



(e) (3 pts) Using your results from (d) and (e), find the minimum clock period (the time between rising edges of the clock) for this state machine. Assume NAND and NOR gates have the following propagation delays: 2-input: 5ns, 3-input: 6ns and 4-input: 7ns. Also assume a clock-to-Q propagation delay of 10ns and a setup time of 3ns. For simplicity, neglect propagation delay through inverters.

25ns

$$\text{Prop time} = 7 + 5 = 12 \text{ ns} = t_p$$

$$T_{\min} = t_{\text{clk-Q}} + t_p + t_s = 10 + 12 + 3 \text{ ns} = 25 \text{ ns}$$

- (f) (15 pts) Complete the VHDL module for this state machine, below, without using the equations you developed in part (d). The inputs nickel and dime are asynchronous and may be asserted for multiple clock cycles, so you will need to use the single-pulse technique we discussed in class to generate synchronous signals N and D that are active for just one clock cycle. Assume the outputs are asserted low. Use the back of this page if you need more room.

```
entity gum_vend is
```

```
  port (clk, reset_L, nickel, dime: in std_logic; vend_L, change_L: out std_logic);  
end gum_vend;
```

```
architecture behavior of gum_vend is
```

```
  type state_type is (home, have_5_cents, have_10_cents); -- State names
```

```
  signal P, Q: state_type;    -- P is next state
```

```
  signal N, D, NI, DI, NZ, DZ: std_logic;
```

```
begin
```

```
  process (clk)
```

```
  begin
```

```
    if rising-edge(clk) then
```

```
      NI <= nickel;
```

```
      DI <= dime;    -- order of these statements does not matter
```

```
      NZ <= NI;
```

```
      DZ <= DI;
```

```
    end if;
```

```
  end process;
```

```
  N = NI and not NZ;
```

```
  D = DI and not DZ;
```

```
  process (clk, reset_L)
```

```
  begin
```

```
    if reset_L = '0' then
```

```
      Q <= home
```

```
    elsif rising-edge(clk) then
```

```
      Q <= P;
```

```
    end if;
```

```
  end process;
```

```
end behavior;
```

← Next-state & output decoders on back of page!

Process (Q, N, D)

Begin

Vend ← '0'; Change ← '0';

Case Q is

When home =>

if D='1' then P ← have_10_cents;

elsif N='1' then P ← have_5_cents;

else P ← home

end if;

When have_5_cents =>

if D='1' then Vend ← '1'; P ← home;

elsif N='1' then P ← have_10_cents;

else P ← have_5_cents;

end if;

When have_10_cents =>

if D='1' then Vend ← '1'; Change ← '1'; P ← home;

elsif N='1' then Vend ← '1'; P ← home;


else P ← have_10_cents;

end if;

end case;

end process;

12. (5 pts) Draw a state diagram for a Moore state machine that detects the sequence 0110, where the final 0 in one sequence may serve as the first zero in the next. (e.g. your state machine should detect 0110 twice in the sequence 0110110.) Hint: you will need 5 states.



13. (2 pts) If the state machine in problem 12 uses the minimum number of bits to encode the state, how many flip-flops will be needed?

3

14. (2 pts) If the state machine in problem 12 uses a “one-hot” state assignment, how many flip-flops will be needed?

5

15. (3 pts) Why do tools like ISE favor using one-hot state assignments?

One-hot state assignments usually simplify the next-state and output decoders at the expense of additional flip-flops. Thus it can run faster.

Extra Credit (3 pts) The processor we designed in this class cannot handle arrays or pointers. To do that, we would need *indirect addressing*, in which the instruction refers to a memory location that contains the *address* of the data instead of the data itself.

Draw the extra states for the controller you did in Project 3 to implement the instruction *load indirect* (i.e. the second byte of the instruction names a memory location that in turn names the memory location to load).

